summaryrefslogtreecommitdiffstats
path: root/target/linux/realtek/files/drivers/net/wireless/rtl8192e/odm_inc.h
blob: 3a3cbaf6e7766064ee41260f7fe6875d35390eeb (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
//============================================================
// File Name: AP_precomp.h
//
// Description:
//
//============================================================


#ifndef	__AP_PRECOMP_H__
#define __AP_PRECOMP_H__

#define		DM_ODM_SUPPORT_TYPE						ODM_AP
#define		DEV_BUS_TYPE 							RT_PCI_INTERFACE
#define 	DBG										0

//-----------------------------------------------------------------------------------------
// Use one of the following value to define the flag, RT_PLATFORM.
//-----------------------------------------------------------------------------------------
#define PLATFORM_WINDOWS		0
#define PLATFORM_LINUX			1
#define PLATFORM_FREEBSD		3
#define PLATFORM_MACOSX			4

#define	RT_PLATFORM				PLATFORM_LINUX


//2 [HAL\HWIMG\HalHWImg.h]

#define		RTL8192CU_HWIMG_SUPPORT					0
#define		RTL8192CU_TEST_HWIMG_SUPPORT			0

#define 	RTL8192D_HWIMG_SUPPORT					0

#define 	RTL8723_FPGA_VERIFICATION				0
#define 	RTL8723S_HWIMG_SUPPORT					0
#define 	RTL8723U_HWIMG_SUPPORT					0
#define 	RTL8723A_HWIMG_SUPPORT					0

#ifdef CONFIG_RTL_88E_SUPPORT
#define		RTL8188E_SUPPORT						1
#define 	RTL8188ES_HWIMG_SUPPORT					1
#define		RATE_ADAPTIVE_SUPPORT					1

#if !(DM_ODM_SUPPORT_TYPE & ODM_AP) || defined(RATEADAPTIVE_BY_ODM)
#define 	RATE_ADAPTIVE_SUPPORT					1
#endif

#define		RTL8188E_FOR_TEST_CHIP					0

#else
#define		RTL8188E_SUPPORT						0
#define 	RTL8188ES_HWIMG_SUPPORT					0
#define		RATE_ADAPTIVE_SUPPORT					0
#endif

#if defined(CONFIG_RTL_92C_SUPPORT) && !defined(_OUTSRC_COEXIST)
#define		RTL8192C_SUPPORT						1
#define		RTL8192C_HWIMG_SUPPORT					1
#define		RTL8192CE_HWIMG_SUPPORT					1
#define		RTL8192CE_TEST_HWIMG_SUPPORT			1
#else
#define		RTL8192C_SUPPORT						0
#define		RTL8192C_HWIMG_SUPPORT					0
#define		RTL8192CE_HWIMG_SUPPORT					0
#define		RTL8192CE_TEST_HWIMG_SUPPORT			0
#endif

#ifdef CONFIG_RTL_92D_SUPPORT
#define 	RTL8192D_SUPPORT						1
#else
#define 	RTL8192D_SUPPORT						0
#endif

#ifdef CONFIG_RTL_8812_SUPPORT //FOR_8812_IQK
#define		RTL8812E_SUPPORT						1
#define		RTL8812A_SUPPORT						0

#else
#define		RTL8812E_SUPPORT						0
#define		RTL8812A_SUPPORT						0
#endif

#ifdef CONFIG_WLAN_HAL_8881A
#define		RTL8881A_SUPPORT						1
#else
#define		RTL8881A_SUPPORT						0
#endif

#ifdef CONFIG_WLAN_HAL_8192EE
#define		RTL8192E_SUPPORT						1
#else
#define		RTL8192E_SUPPORT						0
#endif



#define		RTL8723A_SUPPORT						0
#define		BT_30_SUPPORT							0

//2 [HEADER\TypeDef.h]

#define IN
#define OUT

//#define	TRUE		1
//#define	FALSE		0

#define TxPwrTrk_OFDM_SwingTbl_Len						37
#define TxPwrTrk_CCK_SwingTbl_Len						23
#define TxPwrTrk_E_Val								3

#define IQK_MAC_REG_NUM								4
#define IQK_ADDA_REG_NUM							16
#define IQK_BB_REG_NUM_MAX							10
#define HP_THERMAL_NUM								8
#define	DM_Type_ByFW								0
#define	DM_Type_ByDriver							1
#define MAX_TX_COUNT								4
#define index_mapping_NUM							13
#define index_mapping_DPK_NUM							15
#define Rx_index_mapping_NUM							15
#define CCK_TABLE_SIZE_92D 							33


#define RT_MEM_SIZE_LEVEL							2		// ?
#define RT_MEM_SIZE_MINIMUM 							3		// ?

#define USE_WORKITEM 								0

//
// Customer ID, note that: 
// This variable is initiailzed through EEPROM or registry, 
// however, its definition may be different with that in EEPROM for 
// EEPROM size consideration. So, we have to perform proper translation between them.
// Besides, CustomerID of registry has precedence of that of EEPROM.
// defined below. 060703, by rcnjko.
//
typedef enum _RT_CUSTOMER_ID
{
	RT_CID_DEFAULT = 0,
	RT_CID_8187_ALPHA0 = 1,
	RT_CID_8187_SERCOMM_PS = 2,
	RT_CID_8187_HW_LED = 3,
	RT_CID_8187_NETGEAR = 4,
	RT_CID_WHQL = 5,
	RT_CID_819x_CAMEO  = 6, 
	RT_CID_819x_RUNTOP = 7,
	RT_CID_819x_Senao = 8,
	RT_CID_TOSHIBA = 9,	// Merge by Jacken, 2008/01/31.
	RT_CID_819x_Netcore = 10,
	RT_CID_Nettronix = 11,
	RT_CID_DLINK = 12,
	RT_CID_PRONET = 13,
	RT_CID_COREGA = 14,
	RT_CID_CHINA_MOBILE = 15,
	RT_CID_819x_ALPHA = 16,
	RT_CID_819x_Sitecom = 17,
	RT_CID_CCX = 18, // It's set under CCX logo test and isn't demanded for CCX functions, but for test behavior like retry limit and tx report. By Bruce, 2009-02-17.
	RT_CID_819x_Lenovo = 19,	
	RT_CID_819x_QMI = 20,
	RT_CID_819x_Edimax_Belkin = 21,		
	RT_CID_819x_Sercomm_Belkin = 22,			
	RT_CID_819x_CAMEO1 = 23,
	RT_CID_819x_MSI = 24,
	RT_CID_819x_Acer = 25,
	RT_CID_819x_AzWave_ASUS = 26,
	RT_CID_819x_AzWave = 27, // For AzWave in PCIe, The ID is AzWave use and not only Asus
	RT_CID_819x_HP = 28,
	RT_CID_819x_WNC_COREGA = 29,
	RT_CID_819x_Arcadyan_Belkin = 30,
	RT_CID_819x_SAMSUNG = 31,
	RT_CID_819x_CLEVO = 32,
	RT_CID_819x_DELL = 33,
	RT_CID_819x_PRONETS = 34,
	RT_CID_819x_Edimax_ASUS = 35,
	RT_CID_NETGEAR = 36,
	RT_CID_PLANEX = 37,
	RT_CID_CC_C = 38,
}RT_CUSTOMER_ID, *PRT_CUSTOMER_ID;


typedef enum _RF_RADIO_PATH{
	RF_PATH_A = 0,			//Radio Path A
	RF_PATH_B = 1,			//Radio Path B
	RF_PATH_C = 2,			//Radio Path C
	RF_PATH_D = 3,			//Radio Path D
	RF_PATH_MAX				//Max RF number 90 support 
}RF_RADIO_PATH_E, *PRF_RADIO_PATH_E;


// Rx smooth factor
#define	Rx_Smooth_Factor				20


typedef		struct _HAL_DATA_TYPE{
	u1Byte		temp;
} HAL_DATA_TYPE;

typedef		struct _RFD {
	u1Byte		temp;
} RFD, *PRT_RFD;

#define GET_HAL_DATA(pa)		(pa->temp2)

typedef struct _RSSI_STA{
	s4Byte	UndecoratedSmoothedPWDB;
	s4Byte	UndecoratedSmoothedCCK;
	s4Byte	UndecoratedSmoothedOFDM;
	u8Byte	PacketMap;
	u1Byte	ValidBit;
}RSSI_STA, *PRSSI_STA;


/* Define different debug flag for dedicated service modules in debug flag array. */
// Each module has independt 32 bit debug flag you cnn define the flag as yout require.
typedef enum tag_DBGP_Flag_Type_Definition
{
	FQoS				= 0,	
	FTX					= 1,
	FRX					= 2,	
	FSEC				= 3,
	FMGNT				= 4,
	FMLME				= 5,
	FRESOURCE			= 6,
	FBEACON				= 7,
	FISR				= 8,
	FPHY				= 9,
	FMP					= 10,
	FEEPROM				= 11,
	FPWR				= 12,
	FDM					= 13,
	FDBG_CTRL			= 14,
	FC2H				= 15,
	FBT					= 16,
	FINIT				= 17,
	FIOCTL				= 18,
	FSHORT_CUT			= 19,
	DBGP_TYPE_MAX
}DBGP_FLAG_E;


//extern u8Byte GlobalDebugComponents;

#define RTL8192DE_HWIMG_SUPPORT 0
#define RTL8192DU_HWIMG_SUPPORT 0
#define	RTL8723U_HWIMG_SUPPORT	0
#define	RTL8723S_HWIMG_SUPPORT	0

#define VISTA_USB_RX_REVISE 0


#if 0
typedef enum _RT_STATUS{
	RT_STATUS_SUCCESS,
	RT_STATUS_FAILURE,
	RT_STATUS_PENDING,
	RT_STATUS_RESOURCE,
	RT_STATUS_INVALID_CONTEXT,
	RT_STATUS_INVALID_PARAMETER,
	RT_STATUS_NOT_SUPPORT,
	RT_STATUS_OS_API_FAILED,
}RT_STATUS,*PRT_STATUS;
#endif

 typedef enum _RF_CONTENT{
	radioa_txt = 0x1000,
	radiob_txt = 0x1001,
	radioc_txt = 0x1002,
	radiod_txt = 0x1003
} RF_CONTENT;

/*
#define REG_EDCA_VI_PARAM	EDCA_VI_PARA
#define REG_EDCA_VO_PARAM	EDCA_VO_PARA
#define REG_EDCA_BE_PARAM	EDCA_BE_PARA
#define REG_EDCA_BK_PARAM	EDCA_BK_PARA
*/

#define		bRFRegOffsetMask						0xfffff

#define 	odm_ConfigMAC_8192C(...)				{}
#define		odm_ConfigRF_RadioA_8192C(...)			{}
#define		odm_ConfigRF_RadioB_8192C(...)			{}
#define		odm_ConfigBB_PHY_8192C(...)				{}
#define		odm_ConfigBB_AGC_8192C(...)				{}

#define		PlatformStallExecution					ODM_StallExecution

#ifndef WLAN_HAL_INTERNAL_USED
#define		REG_ARFR0		ARFR0
#define		REG_ARFR1		ARFR1
#define		REG_ARFR2		ARFR2
#define		REG_ARFR3		ARFR3

#define		REG_TX_RPT_TIME		REG_88E_TXRPT_TIM
#endif //#ifndef WLAN_HAL_INTERNAL_USED






#endif