1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
|
/*
* Copyright c Realtek Semiconductor Corporation, 2009
* All rights reserved.
*
* Program : Switch table basic operation driver
* Abstract :
* Author : hyking (hyking_liu@realsil.com.cn)
*/
#ifndef RTL865X_ASICCOM_H
#define RTL865X_ASICCOM_H
#define RTL865XC_NETIFTBL_SIZE 8
#define RTL8651_ACLTBL_SIZE 125
#define RTL8651_ACLHWTBL_SIZE 128
#define RTL8651_ACLTBL_RESERV_SIZE 3
#define RTL8651_MAC_NUMBER 6
#define RTL8651_PORT_NUMBER RTL8651_MAC_NUMBER
#define RTL8651_ALLPORTMASK ((1<<RTL8651_AGGREGATOR_NUMBER)-1)
#define RTL8651_PHYSICALPORTMASK ((1<<RTL8651_MAC_NUMBER)-1)
extern int32 rtl8651_totalExtPortNum; //this replaces all rtl8651_totalExtPortNum defines
extern int32 rtl8651_allExtPortMask;
#define RTL8651_AGGREGATOR_NUMBER (RTL8651_PORT_NUMBER+rtl8651_totalExtPortNum)
//#define RTL8651_PSOFFLOAD_RESV_PORT (RTL8651_PORT_NUMBER+rtl8651_totalExtPortNum+1) /* port reserved for protocol stack offloading */
/* external PHY Property :
Because there really has many different external PHY, so we just simply define for each MODEL. */
#define RTL8651_TBLASIC_EXTPHYPROPERTY_PORT1234_RTL8212 (1 << 0)
#define RTL8651_TBLASIC_EXTPHYPROPERTY_PORT5_RTL8211B (1 << 1)
/*===============================================
* ASIC DRIVER DEFINITION: Protocol-based VLAN
*==============================================*/
#define RTL8651_PBV_RULE_IPX 1 /* Protocol-based VLAN rule 1: IPX */
#define RTL8651_PBV_RULE_NETBIOS 2 /* Protocol-based VLAN rule 2: NetBIOS */
#define RTL8651_PBV_RULE_PPPOE_CONTROL 3 /* Protocol-based VLAN rule 3: PPPoE Control */
#define RTL8651_PBV_RULE_PPPOE_SESSION 4 /* Protocol-based VLAN rule 4: PPPoE Session */
#define RTL8651_PBV_RULE_USR1 5 /* Protocol-based VLAN rule 5: user-defined 1 */
#define RTL8651_PBV_RULE_USR2 6 /* Protocol-based VLAN rule 6: user-defined 2 */
#define RTL8651_PBV_RULE_MAX 7
#define ASICDRV_ASSERT(expr) do {\
if(!(expr)){\
rtlglue_printf("Error >>> initialize failed at function %s line %d!!!\n", __FUNCTION__, __LINE__);\
return FAILED;\
}\
}while(0)
#define ASICDRV_INIT_CHECK(expr) do {\
if((expr)!=SUCCESS){\
rtlglue_printf("Error >>> initialize failed at function %s line %d!!!\n", __FUNCTION__, __LINE__);\
return FAILED;\
}\
}while(0)
#if 1
enum ENUM_NETDEC_POLICY
{
NETIF_VLAN_BASED = 0x0, /* Net interface Multilayer-Decision-Based Control by VLAN Based. */
NETIF_PORT_BASED = 0x1, /* Net interface Multilayer-Decision-Based Control by PORT Based. */
NETIF_MAC_BASED = 0x2, /* Net interface Multilayer-Decision-Based Control by MAC Based. */
};
enum ENUM_DEFACL_FOR_NETDECMISS
{
PERMIT_FOR_NETDECMISS = 0x0, /*default permit when netif decision miss match*/
DROP_FOR_NETDECMISS = 0x1,
TOCPU_FOR_NETDECMISS = 0x2,
};
#endif
/* ======================================================
ASIC Driver initiation parameters
====================================================== */
typedef struct rtl8651_tblAsic_InitPara_s {
/* Add Parameters for ASIC initiation */
/* ===================================== */
uint32 externalPHYProperty;
uint32 externalPHYId[RTL8651_MAC_NUMBER];
/* ===================================== */
} rtl8651_tblAsic_InitPara_t;
typedef struct {
#ifndef _LITTLE_ENDIAN
/* word 0 */
uint16 mac31_16;
uint16 mac15_0;
/* word 1 */
uint16 inACLStartH:1;
uint16 isDMA : 1;
uint16 enHWRoute : 1;
uint16 vid : 12;
uint16 valid : 1;
uint16 mac47_32;
/* word 2 */
uint8 reserv5 : 1;
uint8 outACLEnd : 7;
uint8 reserv4 : 1;
uint8 outACLStart : 7;
uint8 reserv3 : 1;
uint8 inACLEnd : 7;
uint8 reserv2 : 1;
uint8 inACLStartL : 6;
/* word 3 */
uint32 reservw3;
/* word 4 */
uint32 reservw4;
/* FIXME: the above variables are define in LITTLE ENDIAN, however not defined in BIG ENDIAN. */
uint32 STPStatus : 12;
uint32 macNotExist : 1;
uint32 macMask : 2;
uint32 mtuH : 3;
uint32 mtuL : 8;
uint32 isDMZ : 1;
#else /*_LITTLE_ENDIAN*/
/* word 0 */
uint16 mac15_0;
uint16 mac31_16;
/* word 1 */
uint16 mac47_32;
uint16 vid : 12;
uint16 valid : 1;
uint16 enHWRoute : 1;
uint16 inACLStartH:1;
/* word 2 */
uint8 inACLStartL : 6;
uint8 reserv2 : 1;
uint8 inACLEnd : 7;
uint8 reserv3 : 1;
uint8 outACLStart : 7;
uint8 reserv4 : 1;
uint8 outACLEnd : 7;
uint8 reserv5 : 1;
/* word 3 */
uint32 reserv6 : 1;
uint32 enHWRoute1 : 1;
uint32 STPStatus : 12;
uint32 reserv7 : 1;
uint32 reserv8 : 1;
uint32 reser9 : 6;
uint32 macMask : 2;
uint32 mtuL : 8;
/* word 4 */
uint32 mtuH : 3;
uint32 reserv10 : 3;
uint32 reserv11 : 3;
uint32 reserv12 : 6;
uint32 isDMZ : 1;
uint32 macNotExist : 1;
uint32 reserv13 : 15;
#endif /*_LITTLE_ENDIAN*/
/* word 5 */
uint32 reservw5;
/* word 6 */
uint32 reservw6;
/* word 7 */
uint32 reservw7;
} rtl8651_tblAsic_vlanTable_t;
typedef struct {
#ifndef _LITTLE_ENDIAN
/* word 0 */
uint32 mac18_0:19;
uint32 vid : 12;
uint32 valid : 1;
/* word 1 */
uint32 inACLStartL:2;
uint32 enHWRoute : 1;
uint32 mac47_19:29;
/* word 2 */
uint32 mtuL : 3;
uint32 macMask :3;
uint32 outACLEnd : 7;
uint32 outACLStart : 7;
uint32 inACLEnd : 7;
uint32 inACLStartH: 5;
/* word 3 */
uint32 reserv10 : 20;
uint32 mtuH : 12;
#else /*_LITTLE_ENDIAN*/
/* word 0 */
uint32 valid : 1;
uint32 vid : 12;
uint32 mac18_0:19;
/* word 1 */
uint32 mac47_19:29;
uint32 enHWRoute : 1;
uint32 inACLStartL:2;
/* word 2 */
uint32 inACLStartH : 5;
uint32 inACLEnd : 7;
uint32 outACLStart : 7;
uint32 outACLEnd : 7;
uint32 macMask :3;
uint32 mtuL : 3;
/* word 3 */
uint32 mtuH : 12;
uint32 reserv10 : 20;
#endif /*_LITTLE_ENDIAN*/
/* word 4 */
uint32 reservw4;
/* word 5 */
uint32 reservw5;
/* word 6 */
uint32 reservw6;
/* word 7 */
uint32 reservw7;
} rtl865xc_tblAsic_netifTable_t;
typedef struct {
#ifndef _LITTLE_ENDIAN
/* word 0 */
uint32 reserved1:12;
uint32 fid:2;
uint32 extEgressUntag : 3;
uint32 egressUntag : 6;
uint32 extMemberPort : 3;
uint32 memberPort : 6;
#else /*_LITTLE_ENDIAN*/
/* word 0 */
uint32 memberPort : 6;
uint32 extMemberPort : 3;
uint32 egressUntag : 6;
uint32 extEgressUntag : 3;
uint32 fid:2;
uint32 reserved1:12;
#endif /*_LITTLE_ENDIAN*/
/* word 1 */
uint32 reservw1;
/* word 2 */
uint32 reservw2;
/* word 3 */
uint32 reservw3;
/* word 4 */
uint32 reservw4;
/* word 5 */
uint32 reservw5;
/* word 6 */
uint32 reservw6;
/* word 7 */
uint32 reservw7;
} rtl865xc_tblAsic_vlanTable_t;
typedef struct {
#ifndef _LITTLE_ENDIAN
union {
struct {
/* word 0 */
uint16 dMacP31_16;
uint16 dMacP15_0;
/* word 1 */
uint16 dMacM15_0;
uint16 dMacP47_32;
/* word 2 */
uint16 dMacM47_32;
uint16 dMacM31_16;
/* word 3 */
uint16 sMacP31_16;
uint16 sMacP15_0;
/* word 4 */
uint16 sMacM15_0;
uint16 sMacP47_32;
/* word 5 */
uint16 sMacM47_32;
uint16 sMacM31_16;
/* word 6 */
uint16 ethTypeM;
uint16 ethTypeP;
} ETHERNET;
struct {
/* word 0 */
uint32 reserv1 : 24;
uint32 gidxSel : 8;
/* word 1~6 */
uint32 reserv2[6];
} IFSEL;
struct {
/* word 0 */
ipaddr_t sIPP;
/* word 1 */
ipaddr_t sIPM;
/* word 2 */
ipaddr_t dIPP;
/* word 3 */
ipaddr_t dIPM;
union {
struct {
/* word 4 */
uint8 IPProtoM;
uint8 IPProtoP;
uint8 IPTOSM;
uint8 IPTOSP;
/* word 5 */
uint32 reserv0 : 20;
uint32 identSDIPM : 1;
uint32 identSDIPP : 1;
uint32 HTTPM : 1;
uint32 HTTPP : 1;
uint32 FOM : 1;
uint32 FOP : 1;
uint32 IPFlagM : 3;
uint32 IPFlagP : 3;
/* word 6 */
uint32 reserv1;
} IP;
struct {
/* word 4 */
uint8 ICMPTypeM;
uint8 ICMPTypeP;
uint8 IPTOSM;
uint8 IPTOSP;
/* word 5 */
uint16 reserv0;
uint8 ICMPCodeM;
uint8 ICMPCodeP;
/* word 6 */
uint32 reserv1;
} ICMP;
struct {
/* word 4 */
uint8 IGMPTypeM;
uint8 IGMPTypeP;
uint8 IPTOSM;
uint8 IPTOSP;
/* word 5,6 */
uint32 reserv0[2];
} IGMP;
struct {
/* word 4 */
uint8 TCPFlagM;
uint8 TCPFlagP;
uint8 IPTOSM;
uint8 IPTOSP;
/* word 5 */
uint16 TCPSPLB;
uint16 TCPSPUB;
/* word 6 */
uint16 TCPDPLB;
uint16 TCPDPUB;
} TCP;
struct {
/* word 4 */
uint16 reserv0;
uint8 IPTOSM;
uint8 IPTOSP;
/* word 5 */
uint16 UDPSPLB;
uint16 UDPSPUB;
/* word 6 */
uint16 UDPDPLB;
uint16 UDPDPUB;
} UDP;
} is;
} L3L4;
struct {
/* word 0 */
uint16 sMacP31_16;
uint16 sMacP15_0;
/* word 1 */
uint16 reserv1:3;
uint16 spaP:9;
uint16 sMacM3_0:4;
uint16 sMacP47_32;
/* word 2 */
uint32 reserv3:2;
uint32 sVidM:12;
uint32 sVidP:12;
uint32 reserv2:6;
/* word 3 */
uint32 reserv5 : 6;
uint32 protoType : 2;
uint32 reserv4 : 24;
/* word 4 */
ipaddr_t sIPP;
/* word 5 */
ipaddr_t sIPM;
/* word 6 */
uint16 SPORTLB;
uint16 SPORTUB;
} SRC_FILTER;
struct {
/* word 0 */
uint16 dMacP31_16;
uint16 dMacP15_0;
/* word 1 */
uint16 vidP:12;
uint16 dMacM3_0:4;
uint16 dMacP47_32;
/* word 2 */
uint32 reserv2:20;
uint32 vidM:12;
/* word 3 */
uint32 reserv4 : 24;
uint32 protoType : 2;
uint32 reserv3:6;
/* word 4 */
ipaddr_t dIPP;
/* word 5 */
ipaddr_t dIPM;
/* word 6 */
uint16 DPORTLB;
uint16 DPORTUB;
} DST_FILTER;
} is;
/* word 7 */
uint32 reserv0 : 5;
uint32 pktOpApp : 3;
uint32 PPPoEIndex : 3;
uint32 vid : 3;
uint32 nextHop : 10; //index of l2, next hop, or rate limit tables
uint32 actionType : 4;
uint32 ruleType : 4;
#else /* littlen endian*/
union {
struct {
/* word 0 */
uint16 dMacP15_0;
uint16 dMacP31_16;
/* word 1 */
uint16 dMacP47_32;
uint16 dMacM15_0;
/* word 2 */
uint16 dMacM31_16;
uint16 dMacM47_32;
/* word 3 */
uint16 sMacP15_0;
uint16 sMacP31_16;
/* word 4 */
uint16 sMacP47_32;
uint16 sMacM15_0;
/* word 5 */
uint16 sMacM31_16;
uint16 sMacM47_32;
/* word 6 */
uint16 ethTypeP;
uint16 ethTypeM;
} ETHERNET;
struct {
/* word 0 */
uint32 gidxSel : 8;
uint32 reserv1 : 24;
/* word 1~6 */
uint32 reserv2[6];
} IFSEL;
struct {
/* word 0 */
ipaddr_t sIPP;
/* word 1 */
ipaddr_t sIPM;
/* word 2 */
ipaddr_t dIPP;
/* word 3 */
ipaddr_t dIPM;
union {
struct {
/* word 4 */
uint8 IPTOSP;
uint8 IPTOSM;
uint8 IPProtoP;
uint8 IPProtoM;
/* word 5 */
uint32 IPFlagP : 3;
uint32 IPFlagM : 3;
uint32 FOP : 1;
uint32 FOM : 1;
uint32 HTTPP : 1;
uint32 HTTPM : 1;
uint32 identSDIPP : 1;
uint32 identSDIPM : 1;
uint32 reserv0 : 20;
/* word 6 */
uint32 reserv1;
} IP;
struct {
/* word 4 */
uint8 IPTOSP;
uint8 IPTOSM;
uint8 ICMPTypeP;
uint8 ICMPTypeM;
/* word 5 */
uint8 ICMPCodeP;
uint8 ICMPCodeM;
uint16 reserv0;
/* word 6 */
uint32 reserv1;
} ICMP;
struct {
/* word 4 */
uint8 IPTOSP;
uint8 IPTOSM;
uint8 IGMPTypeP;
uint8 IGMPTypeM;
/* word 5,6 */
uint32 reserv0[2];
} IGMP;
struct {
/* word 4 */
uint8 IPTOSP;
uint8 IPTOSM;
uint8 TCPFlagP;
uint8 TCPFlagM;
/* word 5 */
uint16 TCPSPUB;
uint16 TCPSPLB;
/* word 6 */
uint16 TCPDPUB;
uint16 TCPDPLB;
} TCP;
struct {
/* word 4 */
uint8 IPTOSP;
uint8 IPTOSM;
uint16 reserv0;
/* word 5 */
uint16 UDPSPUB;
uint16 UDPSPLB;
/* word 6 */
uint16 UDPDPUB;
uint16 UDPDPLB;
} UDP;
} is;
} L3L4;
struct {
/* word 0 */
uint16 sMacP15_0;
uint16 sMacP31_16;
/* word 1 */
uint16 sMacP47_32;
uint16 sMacM3_0:4;
uint16 spaP:9;
uint16 reserv1:3;
/* word 2 */
uint32 reserv2:6;
uint32 sVidP:12;
uint32 sVidM:12;
uint32 reserv3:2;
/* word 3 */
uint32 reserv4 : 24;
uint32 protoType : 2;
uint32 reserv5 : 6;
/* word 4 */
ipaddr_t sIPP;
/* word 5 */
ipaddr_t sIPM;
/* word 6 */
uint16 SPORTUB;
uint16 SPORTLB;
} SRC_FILTER;
struct {
/* word 0 */
uint16 dMacP15_0;
uint16 dMacP31_16;
/* word 1 */
uint16 dMacP47_32;
uint16 dMacM3_0:4;
uint16 vidP:12;
/* word 2 */
uint32 vidM:12;
uint32 reserv2:20;
/* word 3 */
uint32 reserv3:6;
uint32 protoType : 2;
uint32 reserv4 : 24;
/* word 4 */
ipaddr_t dIPP;
/* word 5 */
ipaddr_t dIPM;
/* word 6 */
uint16 DPORTUB;
uint16 DPORTLB;
} DST_FILTER;
} is;
/* word 7 */
uint32 ruleType : 4;
uint32 actionType : 4;
uint32 nextHop : 10; //index of l2, next hop, or rate limit tables
uint32 vid : 3;
uint32 PPPoEIndex : 3;
uint32 pktOpApp : 3;
uint32 reserv0 : 5;
#endif /*_LITTLE_ENDIAN*/
} rtl865xc_tblAsic_aclTable_t;
typedef struct rtl865x_tblAsicDrv_vlanParam_s {
uint32 memberPortMask; /*extension ports [rtl8651_totalExtPortNum-1:0] are located at bits [RTL8651_PORT_NUMBER+rtl8651_totalExtPortNum-1:RTL8651_PORT_NUMBER]*/
uint32 untagPortMask; /*extension ports [rtl8651_totalExtPortNum-1:0] are located at bits [RTL8651_PORT_NUMBER+rtl8651_totalExtPortNum-1:RTL8651_PORT_NUMBER]*/
uint32 fid:2;
} rtl865x_tblAsicDrv_vlanParam_t;
typedef struct rtl865x_tblAsicDrv_intfParam_s {
ether_addr_t macAddr;
uint16 macAddrNumber;
uint16 vid;
uint32 inAclStart, inAclEnd, outAclStart, outAclEnd;
uint32 mtu;
uint32 enableRoute:1,
valid:1;
} rtl865x_tblAsicDrv_intfParam_t;
#define ASIC_IN_COUNTERS 0x01
#define ASIC_OUT_COUNTERS 0x02
#define ASIC_WHOLE_SYSTEM_COUNTERS 0x04
typedef struct rtl865x_tblAsicDrv_basicCounterParam_s {
uint32 mbr;
uint32 txPackets;
uint32 txBytes;
uint32 rxPackets;
uint32 rxBytes;
uint32 rxErrors;
uint32 drops;
uint32 cpus;
} rtl865x_tblAsicDrv_basicCounterParam_t;
typedef struct rtl865x_tblAsicDrv_simpleCounterParam_s
{
uint64 rxBytes;
uint32 rxPkts;
uint32 rxPausePkts;
uint32 drops;
uint64 txBytes;
uint32 txPkts;
uint32 txPausePkts;
} rtl865x_tblAsicDrv_simpleCounterParam_t;
typedef struct rtl865x_tblAsicDrv_advancedCounterParam_s
{
/*here is in counters definition*/
uint64 ifInOctets;
uint32 ifInUcastPkts;
uint64 etherStatsOctets;
uint32 etherStatsUndersizePkts;
uint32 etherStatsFraments;
uint32 etherStatsPkts64Octets;
uint32 etherStatsPkts65to127Octets;
uint32 etherStatsPkts128to255Octets;
uint32 etherStatsPkts256to511Octets;
uint32 etherStatsPkts512to1023Octets;
uint32 etherStatsPkts1024to1518Octets;
uint32 etherStatsOversizePkts;
uint32 etherStatsJabbers;
uint32 etherStatsMulticastPkts;
uint32 etherStatsBroadcastPkts;
uint32 dot1dTpPortInDiscards;
uint32 etherStatusDropEvents;
uint32 dot3FCSErrors;
uint32 dot3StatsSymbolErrors;
uint32 dot3ControlInUnknownOpcodes;
uint32 dot3InPauseFrames;
/*here is out counters definition*/
uint64 ifOutOctets;
uint32 ifOutUcastPkts;
uint32 ifOutMulticastPkts;
uint32 ifOutBroadcastPkts;
uint32 ifOutDiscards;
uint32 dot3StatsSingleCollisionFrames;
uint32 dot3StatsMultipleCollisionFrames;
uint32 dot3StatsDefferedTransmissions;
uint32 dot3StatsLateCollisions;
uint32 dot3StatsExcessiveCollisions;
uint32 dot3OutPauseFrames;
uint32 dot1dBasePortDelayExceededDiscards;
uint32 etherStatsCollisions;
/*here is whole system couters definition*/
uint32 dot1dTpLearnedEntryDiscards;
uint32 etherStatsCpuEventPkts;
}rtl865x_tblAsicDrv_advancedCounterParam_t;
extern rtl8651_tblAsic_InitPara_t rtl8651_tblAsicDrvPara;
int32 rtl8651_clearAsicCommTable(void);
/*vlan*/
int32 rtl8651_setAsicVlan(uint16 vid, rtl865x_tblAsicDrv_vlanParam_t *vlanp);
int32 rtl8651_getAsicVlan(uint16 vid, rtl865x_tblAsicDrv_vlanParam_t *vlanp);
int32 rtl8651_delAsicVlan(uint16 vid);
int32 rtl8651_setAsicPvid(uint32 port, uint32 pvid);
int32 rtl8651_getAsicPVlanId(uint32 port, uint32 *pvid);
int32 rtl8651_setPortToNetif(uint32 port, uint32 netifidx);
int32 rtl8651_defineProtocolBasedVLAN( uint32 ruleNo, uint8 ProtocolType, uint16 ProtocolValue );
int32 rtl8651_setProtocolBasedVLAN( uint32 ruleNo, uint32 port, uint8 valid, uint16 vlanId);
int32 rtl8651_getProtocolBasedVLAN( uint32 ruleNo, uint32 port, uint8* valid, uint32* vlanIdx );
/*netif*/
int32 rtl8651_getAsicNetInterface(uint32 idx, rtl865x_tblAsicDrv_intfParam_t *intfp);
int32 rtl8651_setAsicNetInterface(uint32 idx, rtl865x_tblAsicDrv_intfParam_t *intfp);
int32 rtl865x_delNetInterfaceByVid(uint16 vid);
int32 rtl865xC_setNetDecisionPolicy( enum ENUM_NETDEC_POLICY policy );
int32 rtl865x_setDefACLForNetDecisionMiss(uint8 start_ingressAclIdx, uint8 end_ingressAclIdx,uint8 start_egressAclIdx,uint8 end_egressAclIdx);
#if 1 //defined (CONFIG_RTL_LOCAL_PUBLIC)
int32 rtl865xC_getNetDecisionPolicy( enum ENUM_NETDEC_POLICY *policy );
int32 rtl865x_getDefACLForNetDecisionMiss(uint8 *start_ingressAclIdx, uint8 *end_ingressAclIdx,uint8 *start_egressAclIdx,uint8 *end_egressAclIdx);
#endif
/*operation layer*/
int32 rtl8651_getAsicOperationLayer(void);
int32 rtl8651_setAsicOperationLayer(uint32 layer);
/*switch core*/
int32 rtl865xC_lockSWCore(void);
int32 rtl865xC_unLockSWCore(void);
int32 rtl8651_getChipVersion(int8 *name,uint32 size, int32 *rev);
int32 rtl8651_getChipNameID(int32 *id);
void rtl8651_clearRegister(void);
void rtl8651_clearSpecifiedAsicTable(uint32 type, uint32 count);
int32 rtl8651_setAsicAgingFunction(int8 l2Enable, int8 l4Enable);
int32 rtl8651_setAsicAgingFunction(int8 l2Enable, int8 l4Enable);
unsigned int read_gpio_hw_setting(void);
unsigned int rtl865x_probeSdramSize(void);
void rtl865x_start(void);
void rtl865x_down(void);
/*counter*/
int32 rtl8651_returnAsicCounter(uint32 offset);
int32 rtl8651_clearAsicCounter(void);
int32 rtl865xC_dumpAsicDiagCounter(void);
int32 rtl865xC_dumpAsicCounter(void);
#endif
|
