1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
|
/*
* Copyright c Realtek Semiconductor Corporation, 2009
* All rights reserved.
*
* Program : Switch table basic operation driver
* Abstract :
* Author : hyking (hyking_liu@realsil.com.cn)
*/
#ifndef RTL865X_ASICBASIC_H
#define RTL865X_ASICBASIC_H
#define RTL8651_ASICTABLE_ENTRY_LENGTH (8 * sizeof(uint32))
#if defined(RTL865X_TEST) || defined(RTL865X_MODEL_USER) || defined(RTL865X_MODEL_KERNEL)
#define RTL8651_ASICTABLE_BASE_OF_ALL_TABLES pVirtualSWTable
#else
#define RTL8651_ASICTABLE_BASE_OF_ALL_TABLES REAL_SWTBL_BASE
#endif /* RTL865X_TEST */
#define DUMP_SWITCH 0x0001
#define HW_MCST 0x0002
#define HW_NAT 0x0004
#define HW_QOS 0x0008
#define HW_ACL 0x0010
#define ALL_NAT 0x0020
enum {
TYPE_L2_SWITCH_TABLE = 0,
TYPE_ARP_TABLE,
TYPE_L3_ROUTING_TABLE,
TYPE_MULTICAST_TABLE,
TYPE_NETINTERFACE_TABLE,
TYPE_EXT_INT_IP_TABLE,
TYPE_VLAN_TABLE,
TYPE_VLAN1_TABLE,
TYPE_SERVER_PORT_TABLE,
TYPE_L4_TCP_UDP_TABLE,
TYPE_L4_ICMP_TABLE,
TYPE_PPPOE_TABLE,
TYPE_ACL_RULE_TABLE,
TYPE_NEXT_HOP_TABLE,
TYPE_RATE_LIMIT_TABLE,
TYPE_ALG_TABLE,
};
/*#define rtl8651_asicTableAccessAddrBase(type) (RTL8651_ASICTABLE_BASE_OF_ALL_TABLES + 0x10000 * (type)) */
#define rtl8651_asicTableAccessAddrBase(type) (RTL8651_ASICTABLE_BASE_OF_ALL_TABLES + ((type)<<16) )
extern int8 RtkHomeGatewayChipName[16];
extern int32 RtkHomeGatewayChipNameID;
extern int32 RtkHomeGatewayChipRevisionID;
int32 _rtl8651_addAsicEntry(uint32 tableType, uint32 eidx, void *entryContent_P);
int32 _rtl8651_forceAddAsicEntry(uint32 tableType, uint32 eidx, void *entryContent_P);
int32 _rtl8651_readAsicEntry(uint32 tableType, uint32 eidx, void *entryContent_P);
int32 _rtl8651_readAsicEntryStopTLU(uint32 tableType, uint32 eidx, void *entryContent_P);
int32 _rtl8651_delAsicEntry(uint32 tableType, uint32 startEidx, uint32 endEidx);
#endif
|
