1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
|
/*
* Copyright 2006, Realtek Semiconductor Corp.
*
* arch/rlx/rlxocp/prom.c
* Early initialization code for the RTL819xD
*
* Tony Wu (tonywu@realtek.com.tw)
* Nov. 7, 2006
*/
#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/string.h>
#include <asm/bootinfo.h>
#include <asm/addrspace.h>
#include <asm/page.h>
#include <asm/cpu.h>
#include <asm/rlxbsp.h>
#include "bspcpu.h"
#if defined(CONFIG_RTL_819X)
#include "bspchip.h"
#endif
extern char arcs_cmdline[];
#ifdef CONFIG_EARLY_PRINTK
static int promcons_output __initdata = 0;
void unregister_prom_console(void)
{
if (promcons_output) {
promcons_output = 0;
}
}
void disable_early_printk(void)
__attribute__ ((alias("unregister_prom_console")));
#endif
const char *get_system_type(void)
{
return "RTL819xD";
}
/* Do basic initialization */
void __init bsp_init(void)
{
u_long mem_size;
/*user CMLLINE created by menuconfig*/
/*
arcs_cmdline[0] = '\0';
strcpy(arcs_cmdline, "console=ttyS0,38400");
*/
// customize cpu_mem_size in bspcpu.h
#ifdef cpu_mem_size
mem_size = cpu_mem_size;
#elif defined(RTL_8198_NFBI_BOARD)
mem_size = ((7 << 20)-16); //reserve 16 byte for firmware header;
#else
/*now: alway believe DRAM configuration register*/
{
unsigned int DCRvalue = 0;
unsigned int bus_width = 0, chip_sel = 0, row_cnt = 0, col_cnt = 0,bank_cnt = 0;
DCRvalue = ( (*(volatile unsigned int *)BSP_MC_MTCR0));
/*bit 19,0:2 bank; 1: 4 bank*/
switch(DCRvalue & 0x080000)
{
case 0x0:
bank_cnt = 2;
break;
case 0x080000:
bank_cnt = 4;
break;
default:
bank_cnt = 0;
break;
}
/*bit 22~24: colomn count*/
switch(DCRvalue & 0x01C00000)
{
case 0x00000000:
col_cnt = 256;
break;
case 0x00400000:
col_cnt = 512;
break;
case 0x00800000:
col_cnt = 1024;
break;
case 0x00C00000:
col_cnt = 2048;
break;
case 0x01000000:
col_cnt = 4096;
break;
default:
printk("unknow colomn count(0x%x)\n",DCRvalue & 0x01C00000);
break;
}
/*bit 25~26: row count*/
switch(DCRvalue & 0x06000000)
{
case 0x00000000:
row_cnt = 2048;
break;
case 0x02000000:
row_cnt = 4096;
break;
case 0x04000000:
row_cnt = 8192;
break;
case 0x06000000:
row_cnt = 16384;
break;
default:
printk("unknow row count(0x%x)\n",DCRvalue & 0x06000000);
break;
}
/*bit 27: chip select*/
switch(DCRvalue & 0x08000000)
{
case 0x0:
chip_sel = 1;
break;
case 0x08000000:
chip_sel = 2;
break;
default:
printk("unknow chip select(0x%x)\n",DCRvalue & 0x08000000);
break;
}
/*bit 28~29: bus width*/
switch(DCRvalue & 0x30000000)
{
case 0x0:
bus_width = 8;
break;
case 0x10000000:
bus_width = 16;
break;
case 0x20000000:
bus_width = 32;
break;
default:
printk("bus width is reseved!\n");
break;
}
/*total size(Byte)*/
if((REG32(0xb800100C)&0x40000000)==0x40000000)
{
mem_size = (row_cnt * col_cnt *bank_cnt) * (bus_width >> 3) * chip_sel*2;
}
else
mem_size = (row_cnt * col_cnt *bank_cnt) * (bus_width >> 3) * chip_sel;
}
#endif
add_memory_region(0, mem_size, BOOT_MEM_RAM);
}
void __init bsp_free_prom_memory(void)
{
return;
}
|
