blob: 48d1fa38ad7f1177f6315edeaea083169d6368d2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
|
/*
* linux/arch/rlx/rlxocp/time.c
*
* Copyright (C) 1999 Harald Koerfgen
* Copyright (C) 2000 Pavel Machek (pavel@suse.cz)
* Copyright (C) 2001 Steven J. Hill (sjhill@realitydiluted.com)
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*
* Time handling functinos for Philips Nino.
*/
#include <linux/errno.h>
#include <linux/init.h>
#include <linux/sched.h>
#include <linux/kernel.h>
#include <linux/param.h>
#include <linux/string.h>
#include <linux/mm.h>
#include <linux/interrupt.h>
#include <linux/timex.h>
#include <linux/delay.h>
#include <asm/time.h>
#include <asm/rlxbsp.h>
#include "bspchip.h"
#ifdef CONFIG_RTL_TIMER_ADJUSTMENT
#include <net/rtl/rtl_types.h>
#include <rtl865xc_asicregs.h>
void rtl865x_setupTimer1(void)
{
WRITE_MEM32( BSP_TCCNR, READ_MEM32(BSP_TCCNR) & ~BSP_TC1EN );/* Disable timer1 */
#ifdef CONFIG_RTL8196C_REVISION_B
WRITE_MEM32( BSP_TC1DATA, 0xfffffff0);
#else
WRITE_MEM32( BSP_TC1DATA, 0xffffff00);
#endif
WRITE_MEM32( BSP_TCCNR, ( READ_MEM32(BSP_TCCNR) | BSP_TC1EN ) | BSP_TC1MODE_TIMER );/* Enable timer1 - timer mode */
WRITE_MEM32( BSP_TCIR, READ_MEM32(BSP_TCIR) & ~BSP_TC1IE ); /* Disable timer1 interrupt */
}
#endif
void inline bsp_timer_ack(void)
{
REG32(BSP_TCIR) |= BSP_TC0IP;
}
void __init bsp_timer_init(void)
{
unsigned int sys_clock_rate;
sys_clock_rate = BSP_SYS_CLK_RATE;
/* Clear Timer IP status */
if (REG32(BSP_TCIR) & BSP_TC0IP)
REG32(BSP_TCIR) |= BSP_TC0IP;
/* disable timer */
REG32(BSP_TCCNR) = 0; /* disable timer before setting CDBR */
/* initialize timer registers */
REG32(BSP_CDBR)=(BSP_DIVISOR*8) << BSP_DIVF_OFFSET;
#ifdef CONFIG_RTL8196C_REVISION_B
if (REG32(REVR) == RTL8196C_REVISION_B)
REG32(BSP_TC0DATA) = (((sys_clock_rate/(BSP_DIVISOR*8))/HZ)) << 4;
else
#endif
REG32(BSP_TC0DATA) = (((sys_clock_rate/(BSP_DIVISOR*8))/HZ)) << BSP_TCD_OFFSET;
// extend timer base to 4 times
//REG32(BSP_CDBR)=(BSP_DIVISOR*4) << BSP_DIVF_OFFSET;
//REG32(BSP_TC0DATA) = (((sys_clock_rate/(BSP_DIVISOR*4))/HZ)) << BSP_TCD_OFFSET;
#if defined(CONFIG_RTL_WTDOG)
REG32(BSP_WDTCNR) = 0x00600000;
#endif
/* hook up timer interrupt handler */
rlx_clockevent_init(BSP_TC0_IRQ);
/* enable timer */
REG32(BSP_TCCNR) = BSP_TC0EN | BSP_TC0MODE_TIMER;
REG32(BSP_TCIR) = BSP_TC0IE;
#ifdef CONFIG_RTL_TIMER_ADJUSTMENT
rtl865x_setupTimer1();
#endif
}
|
