1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
|
/*
* This program is free software; you can redistribute it and/or modify it
* under the terms of the GNU General Public License as published by the
* Free Software Foundation; either version 2 of the License, or (at your
* option) any later version.
*
* Copyright (C) 2013, Artur Artamonov <artur@advem.lv>
*/
#include <linux/errno.h>
#include <linux/init.h>
#include <linux/kernel_stat.h>
#include <linux/signal.h>
#include <linux/sched.h>
#include <linux/types.h>
#include <linux/interrupt.h>
#include <linux/ioport.h>
#include <linux/timex.h>
#include <linux/slab.h>
#include <linux/random.h>
#include <linux/irq.h>
#include <asm/bitops.h>
#include <asm/bootinfo.h>
#include <asm/io.h>
#include <asm/irq.h>
#include <asm/irq_cpu.h>
#include <asm/irq_vec.h>
#include <asm/system.h>
#include <asm/rlxregs.h>
#include <asm/rlxbsp.h>
#include <net/rtl/rtl_types.h>
#include "bspchip.h"
#include "rlxhack.h"
static struct irqaction irq_cascade = {
.handler = no_action,
.mask = CPU_MASK_NONE,
.name = "cascade",
};
static void bsp_ictl_irq_mask(unsigned int irq)
{
REG32(BSP_GIMR) &= ~(1 << (irq - BSP_IRQ_ICTL_BASE));
}
static void bsp_ictl_irq_unmask(unsigned int irq)
{
REG32(BSP_GIMR) |= (1 << (irq - BSP_IRQ_ICTL_BASE));
}
static struct irq_chip bsp_ictl_irq = {
.typename = "ICTL",
.ack = bsp_ictl_irq_mask,
.mask = bsp_ictl_irq_mask,
.mask_ack = bsp_ictl_irq_mask,
.unmask = bsp_ictl_irq_unmask,
};
static void bsp_ictl_irq_dispatch(void)
{
volatile unsigned int pending;
pending = REG32(BSP_GIMR) & REG32(BSP_GISR);
if (pending & BSP_UART0_IP)
do_IRQ(BSP_UART0_IRQ);
#if defined(CONFIG_RTL_819XD)
else if (pending & BSP_UART1_IP)
do_IRQ(BSP_UART1_IRQ);
#endif
else if (pending & BSP_TC1_IP)
do_IRQ(BSP_TC1_IRQ);
#if defined(CONFIG_RTL_819XD)
#if CONFIG_RTL_USB_OTG //wei add
#if (BSP_OTG_IRQ >= BSP_IRQ_ICTL_BASE) // double check otg is ictl not lopi
else if (pending & BSP_OTG_IP)
do_IRQ(BSP_OTG_IRQ);
#endif
#endif
#if defined( CONFIG_RTK_VOIP ) || defined(CONFIG_PCIE_POWER_SAVING)
else if (pending & BSP_GPIO_ABCD_IP)
do_IRQ(BSP_GPIO_ABCD_IRQ);
else if (pending & BSP_GPIO_EFGH_IP)
do_IRQ(BSP_GPIO_EFGH_IRQ);
else if (pending & BSP_GPIO_ABCD_IP)
do_IRQ(BSP_GPIO_ABCD_IRQ);
#endif
#endif
else {
REG32(BSP_GIMR) &= (~pending);
#if defined(CONFIG_RTL_819XD)
REG32(BSP_GISR) = REG32(BSP_GISR);
#endif
printk("Unknown Interrupt0:%x\n", pending);
#if defined(CONFIG_RTK_VOIP) || defined(CONFIG_RTL_819X)
spurious_interrupt(SPURIOS_INT_CASCADE);
#else
spurious_interrupt();
#endif
}
}
void bsp_irq_dispatch(void)
{
volatile unsigned int pending;
pending = read_c0_cause() & read_c0_status();
if (pending & CAUSEF_IP2)
bsp_ictl_irq_dispatch();
else if (pending & CAUSEF_IP0)
do_IRQ(0);
else if (pending & CAUSEF_IP1)
do_IRQ(1);
else {
#if defined(CONFIG_RTK_VOIP) || defined(CONFIG_RTL_819X)
spurious_interrupt(SPURIOS_INT_CPU);
#else
spurious_interrupt();
#endif
}
}
static void __init bsp_ictl_irq_init(unsigned int irq_base)
{
int i;
for (i=0; i < BSP_IRQ_ICTL_NUM; i++)
set_irq_chip_and_handler(irq_base + i, &bsp_ictl_irq, handle_level_irq);
setup_irq(BSP_ICTL_IRQ, &irq_cascade);
}
#ifdef CONFIG_RTL_8198_NFBI_BOARD
extern void (*flush_icache_range)(unsigned long start, unsigned long end);
int get_dram_type(void)
{
// read hw_strap register
if (REG32(0xb8000008) & 0x2) //bit 1
return 1; //DDR
else
return 0; //SDR
}
void setup_reboot_addr(unsigned long addr)
{
unsigned int dramcode[20]={
0x3c080f0a, // lui t0,0f0a
0x3508dfff, // ori t0,t0,0xdfff
0x3c09b800, // lui t1,0xb800
0x35290048, // ori t1,t1,0x0048
0xad280000, // sw t0,0(t1)
0x3c0801FF, // lui t0,01FF
0x3508FF8A, // ori t0,t0,0xFF8A
0x3c09b800, // lui t1,0xb800
0x35290010, // ori t1,t1,0x0010
0xad280000, // sw t0,0(t1)
0x3c086cea, // lui t0,0x6cea
0x35080a80, // ori t0,t0,0x0a80
0x3c09b800, // lui t1,0xb800
0x35291008, // ori t1,t1,0x1008
0xad280000, // sw t0,0(t1)
0x3c085208, // lui t0,0x5208 //8MB DRAM
0x35080000, // ori t0,t0,0x0000
0x3c09b800, // lui t1,0xb800
0x35291004, // ori t1,t1,0x1004
0xad280000, // sw t0,0(t1)
};
unsigned int jmpcode[4]={
0x3c1aa070, // lui k0,0xa070
0x375a0000, // ori k0,k0,0x0000
0x03400008, // jr k0
0x0 // nop
};
int i, offset;
// setting DCR and DTR register
dramcode[10]=(dramcode[10] &0xffff0000) | 0xffff;
dramcode[11]=(dramcode[11] &0xffff0000) | 0x05c0;
//if (check_ddr_tmp_file())
if (get_dram_type()) { //DDR
dramcode[15]=(dramcode[15] &0xffff0000) | 0x5448; //DDR, 32M
//8198:1.set bigger current for DDR
dramcode[0]=(dramcode[0] &0xffff0000) | 0x0b0a;
// TX RX delay
dramcode[5]=(dramcode[5] &0xffff0000) | 0x01ff;
dramcode[6]=(dramcode[6] &0xffff0000) | 0xfc70;
}
else {
dramcode[15]=(dramcode[15] &0xffff0000) | 0x5208; //SDR, 8M
//8198:1.set bigger current for DDR
dramcode[0]=(dramcode[0] &0xffff0000) | 0x0f0a;
// TX RX delay
dramcode[5]=(dramcode[5] &0xffff0000) | 0x01ff;
dramcode[6]=(dramcode[6] &0xffff0000) | 0xff8a;
}
dramcode[16]=(dramcode[16] &0xffff0000) | 0x0000;
for (i=0, offset=0; i<20; i++, offset++)
*(volatile u32 *)(KSEG0 + 0x8000 + offset*4) = dramcode[i];
// set jump command
jmpcode[0] = (jmpcode[0]&0xffff0000) | ((addr>>16)&0xffff);
jmpcode[1] = (jmpcode[1]&0xffff0000) | (addr&0xffff);
for (i=0; i<4; i++, offset++)
*(volatile u32 *)(KSEG0 + 0x8000 + offset*4) = jmpcode[i];
flush_icache_range(KSEG0+0x8000, KSEG0 + offset*4);
}
#endif //CONFIG_RTL_8198_NFBI_BOARD
void __init bsp_irq_init(void)
{
//unsigned int status;
//volatile unsigned int status;
/* disable ict interrupt */
REG32(BSP_GIMR) = 0;
/* initialize IRQ action handlers */
rlx_cpu_irq_init(BSP_IRQ_CPU_BASE);
rlx_vec_irq_init(BSP_IRQ_LOPI_BASE);
bsp_ictl_irq_init(BSP_IRQ_ICTL_BASE);
/* Set IRR */
REG32(BSP_IRR0) = BSP_IRR0_SETTING;
REG32(BSP_IRR1) = BSP_IRR1_SETTING;
REG32(BSP_IRR2) = BSP_IRR2_SETTING;
REG32(BSP_IRR3) = BSP_IRR3_SETTING;
//status = read_c0_status();
//status = (status&(~ST0_IM))|(CAUSEF_IP2|CAUSEF_IP3|CAUSEF_IP4|CAUSEF_IP5|CAUSEF_IP6);
//write_c0_status(status);
#ifdef CONFIG_USB
REG32(BSP_GIMR) |= BSP_USB_H_IE;
#endif
#ifdef CONFIG_DWC_OTG //wei add
REG32(BSP_GIMR) |= BSP_OTG_IE; //mac
#endif
}
#if defined(CONFIG_ARCH_SUSPEND_POSSIBLE)//michaelxxx
#define CONFIG_RTL819X_SUSPEND_CHECK_INTERRUPT
#ifdef CONFIG_RTL819X_SUSPEND_CHECK_INTERRUPT
#include <linux/proc_fs.h>
#include <linux/kernel_stat.h>
#include <asm/uaccess.h>
//#define INT_HIGH_WATER_MARK 1850 //for window size = 1, based on LAN->WAN test result
//#define INT_LOW_WATER_MARK 1150
//#define INT_HIGH_WATER_MARK 9190 //for window size = 5, based on LAN->WAN test result
//#define INT_LOW_WATER_MARK 5500
#define INT_HIGH_WATER_MARK 3200 //for window size = 5, based on WLAN->WAN test result
#define INT_LOW_WATER_MARK 2200
#define INT_WINDOW_SIZE_MAX 10
static int suspend_check_enable = 1;
static int suspend_check_high_water_mark = INT_HIGH_WATER_MARK;
static int suspend_check_low_water_mark = INT_LOW_WATER_MARK;
static int suspend_check_win_size = 5;
static struct timer_list suspend_check_timer;
static int index=0, prev_count=0;
static int eth_int_count[INT_WINDOW_SIZE_MAX];
static int wlan_int_count[INT_WINDOW_SIZE_MAX];
int cpu_can_suspend = 1;
int cpu_can_suspend_check_init = 0;
static int read_proc_suspend_check(char *page, char **start, off_t off,
int count, int *eof, void *data)
{
int len;
len = sprintf(page, "enable=%d, winsize=%d(%d), high=%d, low=%d, suspend=%d, prev_count=%d\n",
suspend_check_enable, suspend_check_win_size, INT_WINDOW_SIZE_MAX,
suspend_check_high_water_mark, suspend_check_low_water_mark, cpu_can_suspend, prev_count);
if (len <= off+count)
*eof = 1;
*start = page + off;
len -= off;
if (len > count)
len = count;
if (len < 0)
len = 0;
return len;
}
static int write_proc_suspend_check(struct file *file, const char *buffer,
unsigned long count, void *data)
{
char tmp[128];
if (buffer && !copy_from_user(tmp, buffer, 128)) {
sscanf(tmp, "%d %d %d %d %d",
&suspend_check_enable, &suspend_check_win_size,
&suspend_check_high_water_mark, &suspend_check_low_water_mark, &cpu_can_suspend);
if (suspend_check_win_size >= INT_WINDOW_SIZE_MAX)
suspend_check_win_size = INT_WINDOW_SIZE_MAX - 1;
if (suspend_check_enable) {
mod_timer(&suspend_check_timer, jiffies + 100);
}
else {
del_timer(&suspend_check_timer);
}
}
return count;
}
static void suspend_check_timer_fn(unsigned long arg)
{
int count, j;
index++;
if (INT_WINDOW_SIZE_MAX <= index)
index = 0;
eth_int_count[index] = kstat_irqs(BSP_SWCORE_IRQ);
wlan_int_count[index] = kstat_irqs(BSP_PCIE_IRQ);
j = index - suspend_check_win_size;
if (j < 0)
j += INT_WINDOW_SIZE_MAX;
count = (eth_int_count[index] - eth_int_count[j]) +
(wlan_int_count[index]- wlan_int_count[j]); //unit: number of interrupt occurred
prev_count = count;
if (cpu_can_suspend) {
if (count > suspend_check_high_water_mark) {
cpu_can_suspend = 0;
//printk("\n<<<RTL8196C LEAVE SLEEP>>>\n"); /* for Debug Only*/
}
}
else {
if (count < suspend_check_low_water_mark) {
cpu_can_suspend = 1;
//printk("\n<<<RTL8196C ENTER SLEEP>>>\n"); /* for Debug Only*/
}
}
#if 0 /* for Debug Only*/
printk("###index=%d, count=%d (%d+%d) suspend=%d###\n",index, count,
eth_int_count[index] - eth_int_count[j]),
(wlan_int_count[index]- wlan_int_count[j]),
cpu_can_suspend);
#endif
mod_timer(&suspend_check_timer, jiffies + 100);
}
void suspend_check_interrupt_init(void)
{
struct proc_dir_entry *res;
int i;
res = create_proc_entry("suspend_check", 0, NULL);
if (res) {
res->read_proc = read_proc_suspend_check;
res->write_proc = write_proc_suspend_check;
}
else {
printk("unable to create /proc/suspend_check\n");
}
for (i=0; i<INT_WINDOW_SIZE_MAX; i++) {
wlan_int_count[i] = 0;
eth_int_count[i] = 0;
}
init_timer(&suspend_check_timer);
suspend_check_timer.data = 0;
suspend_check_timer.function = suspend_check_timer_fn;
suspend_check_timer.expires = jiffies + 100; /* in jiffies */
add_timer(&suspend_check_timer);
}
#endif // CONFIG_RTL819X_SUSPEND_CHECK_INTERRUPT
#endif //CONFIG_ARCH_SUSPEND_POSSIBLE
|
