blob: 27f716b8755baf92a94bb2c72daa4e1cc238e0a2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
|
/*
* Copyright 2007-2009 Freescale Semiconductor, Inc. All Rights Reserved.
* File: mcf548x_gpt.h
* Purpose: Register and bit definitions for the MCF548X
*
* Notes:
*
*/
#ifndef __MCF548X_GPT_H__
#define __MCF548X_GPT_H__
/*********************************************************************
*
* General Purpose Timers (GPT)
*
*********************************************************************/
/* Register read/write macros */
#define MCF_GPT_GMS0 MCF_REG32(0x000800)
#define MCF_GPT_GCIR0 MCF_REG32(0x000804)
#define MCF_GPT_GPWM0 MCF_REG32(0x000808)
#define MCF_GPT_GSR0 MCF_REG32(0x00080C)
#define MCF_GPT_GMS1 MCF_REG32(0x000810)
#define MCF_GPT_GCIR1 MCF_REG32(0x000814)
#define MCF_GPT_GPWM1 MCF_REG32(0x000818)
#define MCF_GPT_GSR1 MCF_REG32(0x00081C)
#define MCF_GPT_GMS2 MCF_REG32(0x000820)
#define MCF_GPT_GCIR2 MCF_REG32(0x000824)
#define MCF_GPT_GPWM2 MCF_REG32(0x000828)
#define MCF_GPT_GSR2 MCF_REG32(0x00082C)
#define MCF_GPT_GMS3 MCF_REG32(0x000830)
#define MCF_GPT_GCIR3 MCF_REG32(0x000834)
#define MCF_GPT_GPWM3 MCF_REG32(0x000838)
#define MCF_GPT_GSR3 MCF_REG32(0x00083C)
#define MCF_GPT_GMS(x) MCF_REG32(0x000800+((x)*0x010))
#define MCF_GPT_GCIR(x) MCF_REG32(0x000804+((x)*0x010))
#define MCF_GPT_GPWM(x) MCF_REG32(0x000808+((x)*0x010))
#define MCF_GPT_GSR(x) MCF_REG32(0x00080C+((x)*0x010))
/* Bit definitions and macros for MCF_GPT_GMS */
#define MCF_GPT_GMS_TMS(x) (((x)&0x00000007)<<0)
#define MCF_GPT_GMS_GPIO(x) (((x)&0x00000003)<<4)
#define MCF_GPT_GMS_IEN (0x00000100)
#define MCF_GPT_GMS_OD (0x00000200)
#define MCF_GPT_GMS_SC (0x00000400)
#define MCF_GPT_GMS_CE (0x00001000)
#define MCF_GPT_GMS_WDEN (0x00008000)
#define MCF_GPT_GMS_ICT(x) (((x)&0x00000003)<<16)
#define MCF_GPT_GMS_OCT(x) (((x)&0x00000003)<<20)
#define MCF_GPT_GMS_OCPW(x) (((x)&0x000000FF)<<24)
#define MCF_GPT_GMS_OCT_FRCLOW (0x00000000)
#define MCF_GPT_GMS_OCT_PULSEHI (0x00100000)
#define MCF_GPT_GMS_OCT_PULSELO (0x00200000)
#define MCF_GPT_GMS_OCT_TOGGLE (0x00300000)
#define MCF_GPT_GMS_ICT_ANY (0x00000000)
#define MCF_GPT_GMS_ICT_RISE (0x00010000)
#define MCF_GPT_GMS_ICT_FALL (0x00020000)
#define MCF_GPT_GMS_ICT_PULSE (0x00030000)
#define MCF_GPT_GMS_GPIO_INPUT (0x00000000)
#define MCF_GPT_GMS_GPIO_OUTLO (0x00000020)
#define MCF_GPT_GMS_GPIO_OUTHI (0x00000030)
#define MCF_GPT_GMS_TMS_DISABLE (0x00000000)
#define MCF_GPT_GMS_TMS_INCAPT (0x00000001)
#define MCF_GPT_GMS_TMS_OUTCAPT (0x00000002)
#define MCF_GPT_GMS_TMS_PWM (0x00000003)
#define MCF_GPT_GMS_TMS_GPIO (0x00000004)
/* Bit definitions and macros for MCF_GPT_GCIR */
#define MCF_GPT_GCIR_CNT(x) (((x)&0x0000FFFF)<<0)
#define MCF_GPT_GCIR_PRE(x) (((x)&0x0000FFFF)<<16)
/* Bit definitions and macros for MCF_GPT_GPWM */
#define MCF_GPT_GPWM_LOAD (0x00000001)
#define MCF_GPT_GPWM_PWMOP (0x00000100)
#define MCF_GPT_GPWM_WIDTH(x) (((x)&0x0000FFFF)<<16)
/* Bit definitions and macros for MCF_GPT_GSR */
#define MCF_GPT_GSR_CAPT (0x00000001)
#define MCF_GPT_GSR_COMP (0x00000002)
#define MCF_GPT_GSR_PWMP (0x00000004)
#define MCF_GPT_GSR_TEXP (0x00000008)
#define MCF_GPT_GSR_PIN (0x00000100)
#define MCF_GPT_GSR_OVF(x) (((x)&0x00000007)<<12)
#define MCF_GPT_GSR_CAPTURE(x) (((x)&0x0000FFFF)<<16)
#define MCF_GPT_MAX_TIMEOUT 30
/********************************************************************/
#endif /* __MCF548X_GPT_H__ */
|
