summaryrefslogtreecommitdiffstats
path: root/docs/hardware/motorola/WR850Gv2/pci.txt
diff options
context:
space:
mode:
Diffstat (limited to 'docs/hardware/motorola/WR850Gv2/pci.txt')
-rwxr-xr-xdocs/hardware/motorola/WR850Gv2/pci.txt37
1 files changed, 37 insertions, 0 deletions
diff --git a/docs/hardware/motorola/WR850Gv2/pci.txt b/docs/hardware/motorola/WR850Gv2/pci.txt
new file mode 100755
index 000000000..cd7aafc13
--- /dev/null
+++ b/docs/hardware/motorola/WR850Gv2/pci.txt
@@ -0,0 +1,37 @@
+PCI devices found:
+ Bus 0, device 0, function 0:
+ Class 0501: PCI device 14e4:0800 (rev 1).
+ IRQ 3.
+ Non-prefetchable 32 bit memory at 0x18000000 [0x18000fff].
+ Non-prefetchable 32 bit memory at 0x1fc00000 [0x1fffffff].
+ Non-prefetchable 32 bit memory at 0x1c000000 [0x1dffffff].
+ Non-prefetchable 32 bit memory at 0x1a000000 [0x1bffffff].
+ Bus 0, device 1, function 0:
+ Class 0280: PCI device 14e4:4320 (rev 1).
+ IRQ 4.
+ Master Capable. Latency=64.
+ Non-prefetchable 32 bit memory at 0x18001000 [0x18001fff].
+ Bus 0, device 2, function 0:
+ Class 0200: PCI device 14e4:4713 (rev 1).
+ IRQ 5.
+ Master Capable. Latency=64.
+ Non-prefetchable 32 bit memory at 0x18002000 [0x18002fff].
+ Bus 0, device 3, function 0:
+ Class 0c03: PCI device 14e4:4717 (rev 1).
+ IRQ 6.
+ Non-prefetchable 32 bit memory at 0x18003000 [0x18003fff].
+ Bus 0, device 4, function 0:
+ Class 0c03: PCI device 14e4:4716 (rev 1).
+ IRQ 2.
+ Non-prefetchable 32 bit memory at 0x18004000 [0x18004fff].
+ Bus 0, device 5, function 0:
+ Class 0b30: PCI device 14e4:0816 (rev 1).
+ IRQ 2.
+ Non-prefetchable 32 bit memory at 0x18005000 [0x18005fff].
+ Bus 0, device 6, function 0:
+ Class 0500: PCI device 14e4:080f (rev 1).
+ IRQ 3.
+ Non-prefetchable 32 bit memory at 0x18006000 [0x18006fff].
+ Non-prefetchable 32 bit memory at 0x0 [0x7ffffff].
+ Non-prefetchable 32 bit memory at 0x10000000 [0x17ffffff].
+ Non-prefetchable 32 bit memory at 0x80000000 [0x9fffffff].