summaryrefslogtreecommitdiffstats
path: root/target/linux/sibyte/patches/101-rhone_physmap.patch
diff options
context:
space:
mode:
authorkaloz <kaloz@3c298f89-4303-0410-b956-a3cf2f4a3e73>2009-05-28 09:49:40 +0000
committerkaloz <kaloz@3c298f89-4303-0410-b956-a3cf2f4a3e73>2009-05-28 09:49:40 +0000
commitc57c9b688ba29ea6ef6cb05a25a245c002d53949 (patch)
tree6a5db4f18cb498a20c8944817d3184d7a43e251f /target/linux/sibyte/patches/101-rhone_physmap.patch
parentd97cdd4da608c9870471c33f17a1da34c2a2ecc3 (diff)
renumber sibyte patches
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@16126 3c298f89-4303-0410-b956-a3cf2f4a3e73
Diffstat (limited to 'target/linux/sibyte/patches/101-rhone_physmap.patch')
-rw-r--r--target/linux/sibyte/patches/101-rhone_physmap.patch82
1 files changed, 82 insertions, 0 deletions
diff --git a/target/linux/sibyte/patches/101-rhone_physmap.patch b/target/linux/sibyte/patches/101-rhone_physmap.patch
new file mode 100644
index 000000000..e0d774e96
--- /dev/null
+++ b/target/linux/sibyte/patches/101-rhone_physmap.patch
@@ -0,0 +1,82 @@
+--- a/arch/mips/sibyte/swarm/platform.c
++++ b/arch/mips/sibyte/swarm/platform.c
+@@ -5,6 +5,7 @@
+ #include <linux/platform_device.h>
+ #include <linux/ata_platform.h>
+
++#include <asm/addrspace.h>
+ #include <asm/sibyte/board.h>
+ #include <asm/sibyte/sb1250_genbus.h>
+ #include <asm/sibyte/sb1250_regs.h>
+@@ -83,3 +84,71 @@ static int __init swarm_pata_init(void)
+ device_initcall(swarm_pata_init);
+
+ #endif /* defined(CONFIG_SIBYTE_SWARM) || defined(CONFIG_SIBYTE_LITTLESUR) */
++
++#ifdef CONFIG_SIBYTE_RHONE
++
++#include <linux/mtd/partitions.h>
++#include <linux/mtd/physmap.h>
++
++/* The board has 16MB flash but CFE sets up only 2MB */
++#define PHYS_TO_K1(a) CKSEG1ADDR(a)
++#define BOOTROM_SIZE 0x100
++
++static void fixup_cs0_size(void)
++{
++ SBWRITECSR(((A_IO_EXT_CS_BASE(0)) + R_IO_EXT_MULT_SIZE), BOOTROM_SIZE);
++}
++
++static struct mtd_partition flash_parts[] = {
++ {
++ .name = "cfe",
++ .offset = 0x00000000,
++ .size = 0x00200000,
++ .mask_flags = MTD_WRITEABLE,
++ },
++ {
++ .name = "os",
++ .offset = 0x00200000,
++ .size = 0x00d00000,
++ },
++ {
++ .name = "environment",
++ .offset = 0x00f00000,
++ .size = 0x00100000,
++ .mask_flags = MTD_WRITEABLE,
++ },
++};
++
++static struct physmap_flash_data flash_data = {
++ .width = 1,
++ .nr_parts = ARRAY_SIZE(flash_parts),
++ .parts = flash_parts,
++};
++
++static struct resource flash_resource = {
++ .start = 0x1fc00000,
++ .end = 0x20bfffff,
++ .flags = IORESOURCE_MEM,
++};
++
++static struct platform_device flash_device = {
++ .name = "physmap-flash",
++ .id = 0,
++ .resource = &flash_resource,
++ .num_resources = 1,
++ .dev = {
++ .platform_data = &flash_data,
++ },
++};
++
++static int __init flash_setup(void)
++{
++ fixup_cs0_size();
++ platform_device_register(&flash_device);
++
++ return 0;
++};
++
++device_initcall(flash_setup);
++
++#endif /* CONFIG_SIBYTE_RHONE */