summaryrefslogtreecommitdiffstats
path: root/target/linux/mpc85xx/patches-3.7/110-fix_mpc8548_cds.patch
blob: 3ca1bccec012d6e6602034653666702d81060633 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
--- a/arch/powerpc/boot/dts/mpc8548cds_32b.dts
+++ b/arch/powerpc/boot/dts/mpc8548cds_32b.dts
@@ -75,6 +75,9 @@
 			ranges = <0x0 0x0 0x0 0xc0000000 0x0 0x20000000>;
 		};
 	};
+	chosen {
+		linux,stdout-path = "/soc8548@e0000000/serial@4600";
+	};
 };
 
 /*
--- a/arch/powerpc/boot/dts/fsl/mpc8548si-post.dtsi
+++ b/arch/powerpc/boot/dts/fsl/mpc8548si-post.dtsi
@@ -131,7 +131,24 @@
 
 /include/ "pq3-i2c-0.dtsi"
 /include/ "pq3-i2c-1.dtsi"
-/include/ "pq3-duart-0.dtsi"
+
+	serial0: serial@4600 {
+		cell-index = <1>;
+		device_type = "serial";
+		compatible = "fsl,ns16550", "ns16550";
+		reg = <0x4600 0x100>;
+		clock-frequency = <0>;
+		interrupts = <42 2 0 0>;
+	};
+
+	serial1: serial@4500 {
+		cell-index = <0>;
+		device_type = "serial";
+		compatible = "fsl,ns16550", "ns16550";
+		reg = <0x4500 0x100>;
+		clock-frequency = <0>;
+		interrupts = <42 2 0 0>;
+	};
 
 	L2: l2-cache-controller@20000 {
 		compatible = "fsl,mpc8548-l2-cache-controller";