summaryrefslogtreecommitdiffstats
path: root/target/linux/ar71xx/files-3.2/arch/mips/ath79/mach-wrt400n.c
blob: 6c4c1cb0d659e1d61ad096777e82c26aa9d8d591 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
/*
 *  Linksys WRT400N board support
 *
 *  Copyright (C) 2009-2012 Gabor Juhos <juhosg@openwrt.org>
 *  Copyright (C) 2009 Imre Kaloz <kaloz@openwrt.org>
 *
 *  This program is free software; you can redistribute it and/or modify it
 *  under the terms of the GNU General Public License version 2 as published
 *  by the Free Software Foundation.
 */

#include <linux/mtd/mtd.h>
#include <linux/mtd/partitions.h>

#include <asm/mach-ath79/ath79.h>

#include "dev-ap9x-pci.h"
#include "dev-eth.h"
#include "dev-gpio-buttons.h"
#include "dev-leds-gpio.h"
#include "dev-m25p80.h"
#include "machtypes.h"

#define WRT400N_GPIO_LED_POWER		1
#define WRT400N_GPIO_LED_WPS_BLUE	4
#define WRT400N_GPIO_LED_WPS_AMBER	5
#define WRT400N_GPIO_LED_WLAN		6

#define WRT400N_GPIO_BTN_RESET		8
#define WRT400N_GPIO_BTN_WLSEC		3

#define WRT400N_KEYS_POLL_INTERVAL	20	/* msecs */
#define WRT400N_KEYS_DEBOUNE_INTERVAL	(3 * WRT400N_KEYS_POLL_INTERVAL)

#define WRT400N_MAC_ADDR_OFFSET		0x120c
#define WRT400N_CALDATA0_OFFSET		0x1000
#define WRT400N_CALDATA1_OFFSET		0x5000

static struct mtd_partition wrt400n_partitions[] = {
	{
		.name		= "uboot",
		.offset		= 0,
		.size		= 0x030000,
		.mask_flags	= MTD_WRITEABLE,
	}, {
		.name		= "env",
		.offset		= 0x030000,
		.size		= 0x010000,
		.mask_flags	= MTD_WRITEABLE,
	}, {
		.name		= "linux",
		.offset		= 0x040000,
		.size		= 0x140000,
	}, {
		.name		= "rootfs",
		.offset		= 0x180000,
		.size		= 0x630000,
	}, {
		.name		= "nvram",
		.offset		= 0x7b0000,
		.size		= 0x010000,
		.mask_flags	= MTD_WRITEABLE,
	}, {
		.name		= "factory",
		.offset		= 0x7c0000,
		.size		= 0x010000,
		.mask_flags	= MTD_WRITEABLE,
	}, {
		.name		= "language",
		.offset		= 0x7d0000,
		.size		= 0x020000,
		.mask_flags	= MTD_WRITEABLE,
	}, {
		.name		= "caldata",
		.offset		= 0x7f0000,
		.size		= 0x010000,
		.mask_flags	= MTD_WRITEABLE,
	}, {
		.name		= "firmware",
		.offset		= 0x040000,
		.size		= 0x770000,
	}
};

static struct flash_platform_data wrt400n_flash_data = {
	.parts		= wrt400n_partitions,
	.nr_parts	= ARRAY_SIZE(wrt400n_partitions),
};

static struct gpio_led wrt400n_leds_gpio[] __initdata = {
	{
		.name		= "wrt400n:blue:wps",
		.gpio		= WRT400N_GPIO_LED_WPS_BLUE,
		.active_low	= 1,
	}, {
		.name		= "wrt400n:amber:wps",
		.gpio		= WRT400N_GPIO_LED_WPS_AMBER,
		.active_low	= 1,
	}, {
		.name		= "wrt400n:blue:wlan",
		.gpio		= WRT400N_GPIO_LED_WLAN,
		.active_low	= 1,
	}, {
		.name		= "wrt400n:blue:power",
		.gpio		= WRT400N_GPIO_LED_POWER,
		.active_low	= 0,
		.default_trigger = "default-on",
	}
};

static struct gpio_keys_button wrt400n_gpio_keys[] __initdata = {
	{
		.desc		= "reset",
		.type		= EV_KEY,
		.code		= KEY_RESTART,
		.debounce_interval = WRT400N_KEYS_DEBOUNE_INTERVAL,
		.gpio		= WRT400N_GPIO_BTN_RESET,
		.active_low	= 1,
	}, {
		.desc		= "wlsec",
		.type		= EV_KEY,
		.code		= KEY_WPS_BUTTON,
		.debounce_interval = WRT400N_KEYS_DEBOUNE_INTERVAL,
		.gpio		= WRT400N_GPIO_BTN_WLSEC,
		.active_low	= 1,
	}
};

static void __init wrt400n_setup(void)
{
	u8 *art = (u8 *) KSEG1ADDR(0x1fff0000);
	u8 *mac = art + WRT400N_MAC_ADDR_OFFSET;

	ath79_register_mdio(0, 0x0);

	ath79_init_mac(ath79_eth0_data.mac_addr, mac, 1);
	ath79_eth0_data.phy_if_mode = PHY_INTERFACE_MODE_RMII;
	ath79_eth0_data.speed = SPEED_100;
	ath79_eth0_data.duplex = DUPLEX_FULL;

	ath79_init_mac(ath79_eth1_data.mac_addr, mac, 2);
	ath79_eth1_data.phy_if_mode = PHY_INTERFACE_MODE_RMII;
	ath79_eth1_data.phy_mask = 0x10;

	ath79_register_eth(0);
	ath79_register_eth(1);

	ath79_register_m25p80(&wrt400n_flash_data);

	ath79_register_leds_gpio(-1, ARRAY_SIZE(wrt400n_leds_gpio),
				 wrt400n_leds_gpio);

	ath79_register_gpio_keys_polled(-1, WRT400N_KEYS_POLL_INTERVAL,
					ARRAY_SIZE(wrt400n_gpio_keys),
					wrt400n_gpio_keys);

	ap94_pci_init(art + WRT400N_CALDATA0_OFFSET, NULL,
		      art + WRT400N_CALDATA1_OFFSET, NULL);
}

MIPS_MACHINE(ATH79_MACH_WRT400N, "WRT400N", "Linksys WRT400N", wrt400n_setup);