rtl819xx - Realtek rtl819xx port to OpenWrt

	Commit message (Collapse)	Author	Age	Files	Lines
*	Let authors holds copyright of the AR7 code (closes #2369)	matteo	2008-04-02	1	-1/+1
\| \| \| \|	git-svn-id: svn://svn.openwrt.org/openwrt/trunk@10708 3c298f89-4303-0410-b956-a3cf2f4a3e73
*	vlynq: probe for an external clock first, needed to enable acx on the ↵	matteo	2008-04-02	1	-9/+8
\| \| \| \| \| \|	Leonardo board git-svn-id: svn://svn.openwrt.org/openwrt/trunk@10707 3c298f89-4303-0410-b956-a3cf2f4a3e73
*	Fix VLYNQ device enable for DG834Gv1	nbd	2007-12-04	1	-1/+1
\| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \| \|	This patch allows VLYNQ devices on the DG834Gv1 to be successfully enabled. Currently the "__vlynq_enable_device" function attempts to set the VLYNQ device clock divisor to values from 1 through 8 until a link is successfully established. On the DG834Gv1 (but not the DG834Gv2), setting the VLYNQ device clock divisor to 1 (full rate) results in all further VLYNQ operations failing (including software reset), so the device is never enabled. This patches changes the function to only attempt divisors 2 through 8, and hence the device is successfully enabled. Signed-off-by: Nick Forbes <nick.forbes@huntsworth.com> --------- git-svn-id: svn://svn.openwrt.org/openwrt/trunk@9656 3c298f89-4303-0410-b956-a3cf2f4a3e73
*	cleanup vlynq. drop vlynq-pci	ejka	2007-10-05	3	-0/+688
	git-svn-id: svn://svn.openwrt.org/openwrt/trunk@9143 3c298f89-4303-0410-b956-a3cf2f4a3e73