Add realtek target files

Signed-off-by: Roman Yeryomin <roman@advem.lv>

1 files changed, 80 insertions, 0 deletions

diff --git a/target/linux/realtek/files/arch/mips/rtl8196b/timer.c b/target/linux/realtek/files/arch/mips/rtl8196b/timer.c
new file mode 100644
index 000000000..e8d58ebf8
--- /dev/null
+++ b/target/linux/realtek/files/arch/mips/rtl8196b/timer.c
@@ -0,0 +1,80 @@
+/*
+ *  linux/arch/rlx/rlxocp/time.c
+ *
+ *  Copyright (C) 1999 Harald Koerfgen
+ *  Copyright (C) 2000 Pavel Machek (pavel@suse.cz)
+ *  Copyright (C) 2001 Steven J. Hill (sjhill@realitydiluted.com)
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ *  Time handling functinos for Philips Nino.
+ */
+#include <linux/errno.h>
+#include <linux/init.h>
+#include <linux/sched.h>
+#include <linux/kernel.h>
+#include <linux/param.h>
+#include <linux/string.h>
+#include <linux/mm.h>
+#include <linux/interrupt.h>
+#include <linux/timex.h>
+#include <linux/delay.h>
+
+#include <asm/time.h>
+#include <asm/rlxbsp.h>
+
+#include  "bspchip.h"
+
+#ifdef CONFIG_RTL_TIMER_ADJUSTMENT
+#include <rtl_types.h>
+#include <rtl865xc_asicregs.h>
+
+void rtl865x_setupTimer1(void)
+{
+	WRITE_MEM32( TCCNR, READ_MEM32(TCCNR) & ~TC1EN );/* Disable timer1 */
+	WRITE_MEM32( TC1DATA, 0xffffff00);	
+	WRITE_MEM32( TCCNR, ( READ_MEM32(TCCNR) | TC1EN ) | TC1MODE_TIMER );/* Enable timer1 - timer mode */
+	WRITE_MEM32( TCIR, READ_MEM32(TCIR) & ~TC1IE ); /* Disable timer1 interrupt */
+}
+#endif
+
+void inline bsp_timer_ack(void)
+{
+    REG32(BSP_TCIR) |= BSP_TC0IP;
+}
+
+void __init bsp_timer_init(void)
+{
+	unsigned int sys_clock_rate;
+
+    sys_clock_rate =  BSP_SYS_CLK_RATE;
+
+   /* Clear Timer IP status */
+   if (REG32(BSP_TCIR) & BSP_TC0IP)
+      REG32(BSP_TCIR) |= BSP_TC0IP;
+            
+    /* disable timer */
+    REG32(BSP_TCCNR) = 0; /* disable timer before setting CDBR */
+
+    /* initialize timer registers */
+	REG32(BSP_CDBR)=(BSP_DIVISOR) << BSP_DIVF_OFFSET;
+	REG32(BSP_TC0DATA) = (((sys_clock_rate/BSP_DIVISOR)/HZ)) << BSP_TCD_OFFSET;
+	// extend timer base to 4 times
+	//REG32(BSP_CDBR)=(BSP_DIVISOR*4) << BSP_DIVF_OFFSET;
+	//REG32(BSP_TC0DATA) = (((sys_clock_rate/(BSP_DIVISOR*4))/HZ)) << BSP_TCD_OFFSET;
+#ifdef CONFIG_RTL_TIMER_ADJUSTMENT
+   	rtl865x_setupTimer1();
+#endif   
+#if defined(CONFIG_RTK_WTDOG)
+	REG32(BSP_WDTCNR) = 0x00600000;
+#endif
+
+    /* hook up timer interrupt handler */
+    rlx_clockevent_init(BSP_TC0_IRQ);
+    
+    /* enable timer */
+	REG32(BSP_TCCNR) = BSP_TC0EN | BSP_TC0MODE_TIMER;
+	REG32(BSP_TCIR) = BSP_TC0IE;
+}