summaryrefslogtreecommitdiffstats
path: root/target/linux/brcm63xx/patches-3.7/030-MIPS-BCM63XX-Fix-BCM6345-clock-bits.patch
diff options
context:
space:
mode:
authorflorian <florian@3c298f89-4303-0410-b956-a3cf2f4a3e73>2013-05-01 21:12:26 +0000
committerflorian <florian@3c298f89-4303-0410-b956-a3cf2f4a3e73>2013-05-01 21:12:26 +0000
commitec938bb5c4be0a79f1fafd24052bc6f0aefaeed6 (patch)
treee86b0e677871ff564bccc4c6adb7fb676bf6826f /target/linux/brcm63xx/patches-3.7/030-MIPS-BCM63XX-Fix-BCM6345-clock-bits.patch
parent3860eadcbb950d5ea4a3a8fcedb19b9a52dd4c1d (diff)
brcm63xx: remove 3.7 kernel support
Signed-off-by: Florian Fainelli <florian@openwrt.org> git-svn-id: svn://svn.openwrt.org/openwrt/trunk@36504 3c298f89-4303-0410-b956-a3cf2f4a3e73
Diffstat (limited to 'target/linux/brcm63xx/patches-3.7/030-MIPS-BCM63XX-Fix-BCM6345-clock-bits.patch')
-rw-r--r--target/linux/brcm63xx/patches-3.7/030-MIPS-BCM63XX-Fix-BCM6345-clock-bits.patch35
1 files changed, 0 insertions, 35 deletions
diff --git a/target/linux/brcm63xx/patches-3.7/030-MIPS-BCM63XX-Fix-BCM6345-clock-bits.patch b/target/linux/brcm63xx/patches-3.7/030-MIPS-BCM63XX-Fix-BCM6345-clock-bits.patch
deleted file mode 100644
index d18633a47..000000000
--- a/target/linux/brcm63xx/patches-3.7/030-MIPS-BCM63XX-Fix-BCM6345-clock-bits.patch
+++ /dev/null
@@ -1,35 +0,0 @@
-From: Florian Fainelli <florian@openwrt.org>
-Subject: [PATCH] MIPS: BCM63XX: fix BCM6345 clock bits shifting
-
-BCM6345 has an intermediate 16-bits wide test control register between the
-peripheral identifier function, and its clock control register is only 16-bits
-wide contrary to other platforms where it is 32-bits wide. By shifting all
-clocks bits by 16-bits to the left we ensure they get written to the proper
-clock control register, without adding specific BCM6345 handling in the clock
-code.
-
-Signed-off-by: Florian Fainelli <florian@openwrt.org>
----
---- a/arch/mips/include/asm/mach-bcm63xx/bcm63xx_regs.h
-+++ b/arch/mips/include/asm/mach-bcm63xx/bcm63xx_regs.h
-@@ -53,13 +53,13 @@
- CKCTL_6338_SAR_EN | \
- CKCTL_6338_SPI_EN)
-
--#define CKCTL_6345_CPU_EN (1 << 0)
--#define CKCTL_6345_BUS_EN (1 << 1)
--#define CKCTL_6345_EBI_EN (1 << 2)
--#define CKCTL_6345_UART_EN (1 << 3)
--#define CKCTL_6345_ADSLPHY_EN (1 << 4)
--#define CKCTL_6345_ENET_EN (1 << 7)
--#define CKCTL_6345_USBH_EN (1 << 8)
-+#define CKCTL_6345_CPU_EN (1 << 16)
-+#define CKCTL_6345_BUS_EN (1 << 17)
-+#define CKCTL_6345_EBI_EN (1 << 18)
-+#define CKCTL_6345_UART_EN (1 << 19)
-+#define CKCTL_6345_ADSLPHY_EN (1 << 20)
-+#define CKCTL_6345_ENET_EN (1 << 23)
-+#define CKCTL_6345_USBH_EN (1 << 24)
-
- #define CKCTL_6345_ALL_SAFE_EN (CKCTL_6345_ENET_EN | \
- CKCTL_6345_USBH_EN | \