summaryrefslogtreecommitdiffstats
path: root/package/mac80211/patches/576-ath9k-enable-TX-RX-data-byte-swap-for-AR9550.patch
diff options
context:
space:
mode:
authorjuhosg <juhosg@3c298f89-4303-0410-b956-a3cf2f4a3e73>2012-07-03 18:05:04 +0000
committerjuhosg <juhosg@3c298f89-4303-0410-b956-a3cf2f4a3e73>2012-07-03 18:05:04 +0000
commit08ec8f0d80ba9971f90f1a8aa29b711a95a25a35 (patch)
tree7e0e982db19910fa30396796ccef7d1ad60dd7ea /package/mac80211/patches/576-ath9k-enable-TX-RX-data-byte-swap-for-AR9550.patch
parent0a5e27843553ec1beb43428168c9153717a77017 (diff)
mac80211: add support for AR9550
git-svn-id: svn://svn.openwrt.org/openwrt/trunk@32588 3c298f89-4303-0410-b956-a3cf2f4a3e73
Diffstat (limited to 'package/mac80211/patches/576-ath9k-enable-TX-RX-data-byte-swap-for-AR9550.patch')
-rw-r--r--package/mac80211/patches/576-ath9k-enable-TX-RX-data-byte-swap-for-AR9550.patch23
1 files changed, 23 insertions, 0 deletions
diff --git a/package/mac80211/patches/576-ath9k-enable-TX-RX-data-byte-swap-for-AR9550.patch b/package/mac80211/patches/576-ath9k-enable-TX-RX-data-byte-swap-for-AR9550.patch
new file mode 100644
index 000000000..f5b1cac2d
--- /dev/null
+++ b/package/mac80211/patches/576-ath9k-enable-TX-RX-data-byte-swap-for-AR9550.patch
@@ -0,0 +1,23 @@
+From 3fa372b3d51c310023a20432ebc8f718c31feff0 Mon Sep 17 00:00:00 2001
+From: Gabor Juhos <juhosg@openwrt.org>
+Date: Mon, 2 Jul 2012 17:10:15 +0200
+Subject: [PATCH 07/20] ath9k: enable TX/RX data byte swap for AR9550
+
+Signed-off-by: Gabor Juhos <juhosg@openwrt.org>
+Acked-by: Luis R. Rodriguez <mcgrof@qca.qualcomm.com>
+---
+ drivers/net/wireless/ath/ath9k/hw.c | 3 ++-
+ 1 files changed, 2 insertions(+), 1 deletions(-)
+
+--- a/drivers/net/wireless/ath/ath9k/hw.c
++++ b/drivers/net/wireless/ath/ath9k/hw.c
+@@ -1985,7 +1985,8 @@ int ath9k_hw_reset(struct ath_hw *ah, st
+ REG_WRITE(ah, AR_CFG, AR_CFG_SWTD | AR_CFG_SWRD);
+ }
+ #ifdef __BIG_ENDIAN
+- else if (AR_SREV_9330(ah) || AR_SREV_9340(ah))
++ else if (AR_SREV_9330(ah) || AR_SREV_9340(ah) ||
++ AR_SREV_9550(ah))
+ REG_RMW(ah, AR_CFG, AR_CFG_SWRB | AR_CFG_SWTB, 0);
+ else
+ REG_WRITE(ah, AR_CFG, AR_CFG_SWTD | AR_CFG_SWRD);